This letter presents a novel data detector application-specific integrated circuit (ASIC) for massive multiuser multiple-input multipleoutput (MU-MIMO) wireless systems. The ASIC implements a modified version of the large-MIMO approximate message passing algorithm (LAMA), which achieves near-optimal error-rate performance (i) under realistic channel conditions and (ii) for systems with as many users as base-station (BS) antennas. The hardware architecture supports 32 users transmitting up to 256-QAM simultaneously and in the same frequency band, and provides soft-input soft-output capabilities for iterative detection and decoding. The fabricated 28nm CMOS ASIC occupies 0.37 mm 2 , achieves a throughput of 354 Mb/s, consumes 151 mW, and improves the SNR by more than 11 dB compared to existing data detectors in systems with 32 BS antennas and 32 users for realistic wireless channels. In addition, the ASIC achieves 4× higher throughput per area than a recently proposed message-passing detector.
I. INTRODUCTION
Massive multiuser multiple-input multiple-output (MU-MIMO) enables higher per-cell spectral efficiency compared to conventional, small-scale MIMO. This improvement, however, comes at a significant increase in baseband processing complexity [1] . In particular, data detection at the base-station (BS) in the massive MU-MIMO uplink is among the most critical tasks in terms of power consumption and throughput [2] . To exacerbate the situation, the complexity of optimal, maximum a-posteriori (MAP), data detection grows exponentially in the number of user equipment (UE) antennas [3] , which prevents its implementation in practice.
To enable high-throughput massive MU-MIMO data detection, a variety of low-complexity algorithms (see [1] , [4] ) and applicationspecific integrated circuits (ASICs) [5] - [7] have been proposed. These algorithms and ASIC designs either rely on idealistic channelhardening assumptions [5] , [6] or deploy approximations [1] , [4] to reduce complexity. Unfortunately, both of these simplifications result in high error rates (i) under realistic propagation conditions, such as correlation and per-user path loss and (ii) in systems where the number of UEs is equal to the number of BS antennas. As a consequence, achieving near-optimal performance in realistic systems necessitates novel data detection algorithms that can be implemented efficiently.
Contributions: We propose the first data detector ASIC that achieves near-MAP performance for 32 UEs under realistic propagation conditions. Furthermore, the ASIC provides soft-input softoutput (SISO) capabilities for iterative detection and decoding. passing (LAMA) algorithm [3] , which achieves MAP-optimal errorrate performance for Rayleigh fading channels and in the largeantenna limit, assuming that the UE-to-BS antenna ratio is less than a threshold that depends on the constellation. In contrast to linear data detectors, LAMA exploits information on the constellation to improve performance; for QPSK, for example, LAMA achieves optimal performance in the large-antenna limit and for systems where the number of UE and BS antennas are identical. Since practical systems are finite-dimensional and real-world channels exhibit correlation, we include algorithm-level optimizations to support realistic channels with LAMA. To achieve high throughput at low area, our ASIC uses coarse-grained pipeline interleaving, processing two detection problems within the same architecture. The fabricated 28nm CMOS ASIC outperforms existing designs under realistic channel conditions and for systems in which the number of UEs is comparable to the number of BS antennas.
II. MASSIVE MU-MIMO DATA DETECTION
We consider the uplink of a coded massive MU-MIMO system with U single-antenna UEs and B BS antennas. The information bit vectors b of the U UEs are encoded on a per-UE basis (e.g., using a convolutional code) and the resulting coded bit-stream vectors x are mapped (using Gray labeling) to a sequence of transmit vectors s ∈ O U , where O corresponds to the constellation of size 2 Q . Each transmit vector s is associated with UQ binary values x u,q ∈ {0, 1}, u = 1, . . . , U, q = 1, . . . , Q, corresponding to the qth bit of the uth entry (spatial stream) of s. We assume E s [ss H ] = E s I U , where E s is the symbol variance. The baseband input-output relation of the MU-MIMO channel is modeled as y = Hs + n, where H ∈ C B×U is the MIMO channel matrix, y ∈ C B is the received vector at the BS, and n is B-dimensional i.i.d. zero-mean complex Gaussian distributed noise with variance N 0 per entry. We assume that H, N 0 , and E s are known at the BS.
A. Iterative MIMO Decoding
Iterative detection and decoding in MIMO systems achieves nearoptimal spectral efficiency in MIMO wireless systems [8] . Reliability information on the coded bits, often expressed as log-likelihood ratios (LLRs), is iteratively exchanged between the MIMO data detector and the channel decoder. In each iteration, an SISO-capable MIMO data detector computes extrinsic LLRs for the coded bits x u,q as 
. . , U 3: initialize: z 1 =ŝ 1 = 0 U×1 , and ρ 1 = 0 4: for t = 1, 2, . . . , t max do 5: mean and variance estimation:
LAMA is an efficient data detection algorithm based on approximate message passing (AMP), that is provably optimal (in terms of error-rate performance) in the large-system limit (i.e., fix β = B/U and B → ∞) with i.i.d. Rayleigh fading channels [3] . In each of its t max iterations, LAMA decouples the MIMO system into parallel and independent AWGN channels with equal signal-to-interference-plusnoise ratio (SINR). As a result, LAMA optimally denoises the parallel AWGN channels in every iteration, which successively increases the post-equalization SINR and improves the error-rate performance.
To deal with realistic channel conditions (such as correlation and per-UE path loss), we apply algorithm-level modifications to the original LAMA algorithm in [3] . First, we transform LAMA so that it operates on the U × U dimensional Gram matrix G = H H H, instead of the B × U channel matrix H, which reduces the per-iteration complexity. Second, we deploy message damping techniques [9] to reduce the performance loss of LAMA in finite-dimensional systems that exhibit correlation and large-scale UE fading. Specifically, we damp the updates ofτ t and ρ t by a factor θ ∈ (0, 1], i.e., we useτ t d instead ofτ t in line 6 of Algorithm 1, andτ t d = θτ t + (1 − θ)τ t−1 d . Third, we include support for iterative detection and decoding. The implemented LAMA algorithm is summarized in Algorithm 1 (message damping details are excluded). The functions F and G correspond to the posterior mean and variance (MV) applied element-wise, i.e., F(z, ρ, prior ) = E S (S|z = S + ρ −1/2 N), N ∼ CN (0, 1) and p(S) can be derived from the a-priori LLRs prior ; G can be derived similarly-see [3] for the details. Fig. 1 depicts the top-level architecture of the LAMA data detector. LAMA performs two main tasks per iteration: the first task estimates the MV of the data transmitted by each UE and the second task cancels interference (IC) among the UEs-both of these tasks are detailed below. To maximize throughput, two independent detection problems are processed simultaneously in a pipeline-interleaved manner, i.e., one problem per task. The two main processing units, namely MV and IC, perform the assigned computations in T s clock cycles, and the results of both units are exchanged for further processing in the subsequent iteration. In the last t max iteration, the outputs from the IC unit are sent to the LLR computation unit, which takes T LLR clock cycles. Thus, LAMA delivers a new set of UQ LLR values at a sustained throughput of
III. VLSI ARCHITECTURE
(1) Fig. 1 . Top-level architecture of the LAMA data detector. Data detection is carried out in a pipeline-interleaved manner, which iteratively processes two independent detection problems in the MV estimation unit and the IC unit.
The final design supports 32 UEs, which requires T s = 36 clock cycles and T LLR = 1 clock cycle.
A. Mean and Variance Estimation Unit
In the first task (line 5 in Algorithm 1), the MV unit receives estimates of the UE's data and the associated SINR to compute MV values. As shown in Fig. 2 , a straightforward MV unit would require a large number of multipliers. Although statistical independence in the real and imaginary parts of the transmitted constellation points simplifies computation from M 2 -QAM to two M-PAM constellations, MV computation for 16-PAM (to support 256-QAM) still requires 16 likelihood function units and a division, resulting in high complexity. Furthermore, the intrinsic LLR values obtained from the channel decoder must be transformed from bit-domain to symbol-domain for SISO processing. To reduce complexity, existing ASICs [5]- [7] use hard-symbol clipping or linear approximations, and do not provide support for SISO processing. However, accurate message MV computation is key to support realistic channels and systems with a comparable number of UEs and BS antennas.
To accurately compute the message MV at low complexity, we (i) compute all quantities in the bit-domain; (ii) exploit Gray-mapping symmetries; and (iii) use the max-log approximation. The conversion into the bit-domain and the max-log approximation only requires four log-likelihood functions for 16-PAM, instead of 16 functions in the symbol domain. In addition, we avoid the need of a division per UE by using an LUT-based tanh(·) function as in [8] with seven-input bits.
The resulting architecture, depicted in Fig. 3 , also avoids the need of a division per UE. Furthermore, the architecture naturally supports SISO processing for iterative MIMO decoding. Our simulations in Section IV for various antenna configurations and channel models show that our approach entails a negligible performance loss at around 4× lower area.
B. Interference Cancellation Unit
In the second task (line 6 in Algorithm 1), the IC unit performs interference cancellation and updates the SINR.
1) 32-MAC Matrix-Vector Multiplication: IC requires a 32 × 32 complex-valued matrix-vector multiplication, which we compute sequentially in 32 clock cycles using a linear array of 32 complexvalued multiply-accumulate (MAC) units in a column-by-column fashion. To minimize the critical path caused by the large fan-out of a conventional linear array of MAC units, Fig. 4 shows a simplified version of Cannon's algorithm [10] , which circularly shifts the Original MV unit for 256-QAM with separation into two 16-PAM units. Exact MV computation entails high complexity and requires high arithmetic precision. array's input vector while sequentially processing rows of the matrix over multiple clock cycles; this reduces the vector memory fan-out from 32 MAC units to one MAC unit and a register. To further reduce the critical path and simplify placement, each row of the Gram matrix is stored next to each MAC unit with standard-cell-based latch-arrays.
2) SINR Computation: The post-equalization SINR is computed in parallel using a Newton-Raphson (NR) reciprocal unit [8] . We first shift the input x according tox = 2 α x, α ∈ Z so thatx ∈ [0.5, 1), resulting in high numerical stability. Based on an initial guess obtained from a look-up table, a single NR iteration is sufficient to computeȳ 1 x −1 ; the final result y = 2 αȳ 1 corresponds to an approximation of x −1 . [4] . The number of algorithm iterations are indicated after the dash; e.g., LAMA−14 represents LAMA with 14 iterations. Outer iterations over the channel decoder are shown as either none (I = 0; solid lines) or one (I = 1; dashed lines) iteration. We simulate an LTE-based massive MU-MIMO-OFDM system at f c = 2 GHz with 1200 active subcarriers and per-user convolutional coding with rate R. We use two channel models: (a) Rayleigh fading and (b) WINNER II typical urban micro [11] to model a realistic propagation environment. For a typical 256 × 32 (B × U) massive MU-MIMO scenario, LAMA achieves the same performance as linear MMSE, but avoids a matrix inversion; CHEMP suffers an error floor above 10% PER. For the challenging 32 × 32 system, LAMA significantly outperforms the linear MMSE detector, achieving more than 11-dB SNR improvements for the typical urban micro channel; CHEMP fails to successfully detect packets. Extensive numerical simulations have been carried out to determine the ASIC's fixed-point parameters; the implemented design achieves near-floating-point performance. Fig. 7 shows a micrograph of the fabricated and fully functional 28nm CMOS ASIC with the LAMA detector core highlighted. The LAMA ASIC only occupies 0.37 mm 2 ; the rest of the chip contains unrelated designs. The clock signal was generated by a VLSI test system and directly fed into the ASIC. At nominal supply of 0.9 V Fig. 8 shows measured energy-efficiency in pJ/bit obtained via voltage-frequency scaling. By reducing the supply close to the threshold voltage, the detector achieves optimal energy-efficiency: at 0.35 V we have 123 pJ/bit (achieving 2.66 Mb/s). If maximum throughput is desired, one can increase the supply to 1.15 V and obtain 511 Mb/s (at 670-pJ/b efficiency). Table I compares LAMA to state-of-the-art massive MU-MIMO data detectors. Our LAMA ASIC achieves more than 4× improved normalized area efficiency than [7] , which computes a matrix inversion. Although LAMA achieves lower area efficiency (in Gb/s/mm 2 ) than the detectors in [5] and [6] , these designs suffer an error floor higher than LTE specifications under realistic channel conditions (see Figs. 5 and 6 ). We note that the nominal energy efficiency is inferior to other designs due to increased arithmetic precision requirements in support of realistic channel conditions and symmetric massive MU-MIMO systems. To the best of our knowledge, the proposed LAMA ASIC is the first silicon prototype of a 32-UE massive MU-MIMO data detector that provides near-optimal error rates under realistic propagation conditions and for symmetric systems. Both of these advantages are critical to BS providers as one can support up to 32 UEs with relatively small (B ≥ 32) BS antenna arrays under realistic channel conditions.
A. Implementation Results

